SystemVerilog for Verification

SystemVerilog for Verification pdf epub mobi txt 电子书 下载 2025

出版者:Springer
作者:Christian B. Spear
出品人:
页数:301
译者:
出版时间:2006-07
价格:USD 125.00
装帧:Hardcover
isbn号码:9780387270364
丛书系列:
图书标签:
  • verification 
  • testbench 
  • tech-software 
  • ic 
  • FPGA 
  •  
承接 住宅 自建房 室内改造 装修设计 免费咨询 QQ:624617358 一级注册建筑师 亲自为您回答、经验丰富,价格亲民。无论项目大小,都全力服务。期待合作,欢迎咨询!QQ:624617358
想要找书就要到 小哈图书下载中心
立刻按 ctrl+D收藏本页
你会得到大惊喜!!

SystemVerilog for Verification teaches the reader how to use the power of the new SystemVerilog testbench constructs plus methodology without requiring in-depth knowledge of Object Oriented Programming or Constrained Random Testing. The book covers the SystemVerilog verification constructs such as classes, program blocks, C interface, randomization, and functional coverage. SystemVerilog for Verification also reviews some design topics such as interfaces and array types. There are extensive code examples and detailed explanations. The book will be based on Synopsys courses, seminars, and tutorials that the author developed for SystemVerilog, Vera, RVM, and OOP. Concepts will be built up chapter-by-chapter, and detailed testbench using these topics will be presented in the final chapter. SystemVerilog for Verification concentrates on the best practices for verifying your design using the power of the language.  

具体描述

读后感

评分

正在读,先记录一下感受。 翻译的基本上还可以。就我读过的专业书籍来说,算是平均之上吧。 能看得出来翻译的人是业内人士,而且对书中的例子大概也进行了调试,否则不会出现改动原书的代码的状况。 在第八章我已经发现了至少两个地方对原书代码的改动。很不幸的是,都改错了...  

评分

正在读,先记录一下感受。 翻译的基本上还可以。就我读过的专业书籍来说,算是平均之上吧。 能看得出来翻译的人是业内人士,而且对书中的例子大概也进行了调试,否则不会出现改动原书的代码的状况。 在第八章我已经发现了至少两个地方对原书代码的改动。很不幸的是,都改错了...  

评分

To read this book, you should have basic knowledge of Verilog. There are many examples in this book, very easy to understand. It's an introduction book for SystemVerilog Verification. If you want learn the language in depth, go IEEE1800 or VMM. You should...  

评分

To read this book, you should have basic knowledge of Verilog. There are many examples in this book, very easy to understand. It's an introduction book for SystemVerilog Verification. If you want learn the language in depth, go IEEE1800 or VMM. You should...  

评分

the best book of introducing verifcation using SV. It is worth taking a careful look. And you should run all the codes by yourself with VCS/NC/modelsim  

用户评价

评分

@Quietstream要offer

评分

读这本书太费劲了,英文读不懂,中文更读不懂。把asic-world.com上systemverilog的例子全做一遍,结合着读这部书会好一点,一点个人体会。

评分

不会吧,连这书都有? 好想把它读懂……

评分

@Quietstream要offer

评分

读这本书太费劲了,英文读不懂,中文更读不懂。把asic-world.com上systemverilog的例子全做一遍,结合着读这部书会好一点,一点个人体会。

本站所有内容均为互联网搜索引擎提供的公开搜索信息,本站不存储任何数据与内容,任何内容与数据均与本站无关,如有需要请联系相关搜索引擎包括但不限于百度google,bing,sogou

© 2025 qciss.net All Rights Reserved. 小哈图书下载中心 版权所有